Elastic pipeline: Addressing GPU on-chip shared memory bank conflicts

Chunyang Gou*, Georgi N. Gaydadjiev

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

13 Citations (Scopus)

Abstract

One of the major problems with the GPU on-chip shared memory is bank conflicts. We observed that the throughput of the GPU processor core is often constrained neither by the shared memory bandwidth, nor by the shared memory latency (as long as it stays constant), but is rather due to the varied latencies caused by memory bank conflicts. This results in conflicts at the writeback stage of the in-order pipeline and pipeline stalls, thus degrading system throughput. Based on this observation, we investigate and propose a novel elastic pipeline design that minimizes the negative impact of on-chip memory bank conflicts on system throughput, by decoupling bank conflicts from pipeline stalls. Simulation results show that our proposed elastic pipeline together with the co-designed bank-conflict aware warp scheduling reduces the pipeline stalls by up to 64.0% (with 42.3% on average) and improves the overall performance by up to 20.7% (on average 13.3%) for our benchmark applications, at trivial hardware overhead.

Original languageEnglish
Title of host publicationProceedings of the 8th ACM International Conference on Computing Frontiers, CF'11
PublisherIEEE
ISBN (Print)9781450306980
DOIs
Publication statusPublished - 13-Sep-2011
Externally publishedYes
Event8th ACM International Conference on Computing Frontiers, CF'11 - Ischia, Italy
Duration: 3-May-20115-May-2011

Publication series

NameProceedings of the 8th ACM International Conference on Computing Frontiers, CF'11

Conference

Conference8th ACM International Conference on Computing Frontiers, CF'11
Country/TerritoryItaly
CityIschia
Period03/05/201105/05/2011

Keywords

  • B.3.2[Design Styles]:Interleaved memories
  • C.1.2[Multiple Data Stream Architectures (Multiprocessors)]:SIMD
  • Design
  • Performance

Cite this