Transparent reconfigurable acceleration for heterogeneous embedded applications

Antonio Carlos S. Beck, Mateus B. Rutzig, Georgi Gaydadjiev, Luigi Carro

Research output: Chapter in Book/Report/Conference proceedingConference contributionAcademicpeer-review

80 Citations (Scopus)


Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in a single device. Although reconfigurable architectures have already shown to be a potential solution for such systems, they just present significant speedups of very specific dataflow oriented kernels. Furthermore, reconfigurable fabric is still withheld by the need of special tools and compilers, clearly not sustaining backward software compatibility. In this paper, we propose a new technique to optimize both dataflow and control-flow oriented code in a totally transparent process, without the need of any modification in the source or binary codes. For that, we have developed a Binary Translation algorithm implemented in hardware, which works in parallel to a MIPS processor. The proposed mechanism is responsible for transforming sequences of instructions at runtime to be executed on a dynamic coarse-grain reconfigurable array, supporting speculative execution. Executing the MIBench suite, we show performance improvements of up to 2.5 times, while reducing 1.7 times the required energy, using trivial hardware resources.

Original languageEnglish
Title of host publicationDesign, Automation and Test in Europe, DATE 2008
Number of pages6
ISBN (Print)9783981080, 9789783981089
Publication statusPublished - 25-Aug-2008
Externally publishedYes
EventDesign, Automation and Test in Europe, DATE 2008 - Munich, Germany
Duration: 10-Mar-200814-Mar-2008

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591


ConferenceDesign, Automation and Test in Europe, DATE 2008

Cite this